Modeling SiO2 Ion Impurities Aging in Insulated Gate Power Devices Under Temperature and Voltage Stress

Description

This paper presents a formal computational
methodology to explain how the oxide in
semiconductors degrades over time and the dependence
of oxide degradation on voltage and temperature
stresses. The effects of aging are modeled and
quantified by modification of the gate-source
capacitance value. The model output is validated using
experimental results of a thermally aged power
semiconductor device.

Resources

Name Format Description Link
phmc_10_032.pdf PDF phmc_10_032.pdf Open resource

Tags

Topics

Categories